Proposta e implementação de uma arquitetura reconfigurável híbrida para aplicações baseadas em fluxo de dados

AUTOR(ES)

Mônica Magalhães Pereira

DATA DE PUBLICAÇÃO

2008

RESUMO

The increase of applications complexity has demanded hardware even more flexible and able to achieve higher performance. Traditional hardware solutions have not been successful in providing these applications constraints. General purpose processors have inherent flexibility, since they perform several tasks, however, they can not reach high performance when compared to application-specific devices. Moreover, since application-specific devices perform only few tasks, they achieve high performance, although they have less flexibility. Reconfigurable architectures emerged as an alternative to traditional approaches and have become an area of rising interest over the last decades. The purpose of this new paradigm is to modify the devices behavior according to the application. Thus, it is possible to balance flexibility and performance and also to attend the applications constraints. This work presents the design and implementation of a coarse grained hybrid reconfigurable architecture to stream-based applications. The architecture, named RoSA, consists of a reconfigurable logic attached to a processor. Its goal is to exploit the instruction level parallelism from intensive data-flow applications to accelerate the applications execution on the reconfigurable logic. The instruction level parallelism extraction is done at compile time, thus, this work also presents an optimization phase to the RoSA architecture to be included in the GCC compiler. To design the architecture, this work also presents a methodology based on hardware reuse of datapaths, named RoSE. RoSE aims to visualize the reconfigurable units through reusability levels, which provides area saving and datapath simplification. The architecture presented was implemented in hardware description language (VHDL). It was validated through simulations and prototyping. To characterize performance analysis some benchmarks were used and they demonstrated a speedup of 11x on the execution of some applications

ASSUNTO(S)

reconfigurable architecture parallelism performance sistemas de computacao arquitetura reconfigurável paralelismo flexibilidade desempenho flexibility

Documentos Relacionados

• Implementação de mapas topológicos para navegação de robôs móveis baseadas em computação reconfigurável.
• Proposta de uma arquitetura de controle híbrida fuzzy-pid para a realização de manobras em vants
• Transparent reconfigurable architecture for heterogeneous applications
• Armazenamento de resultados em uma arquitetura de fluxo de dados
• Estendendo FIONA para uma arquitetura híbrida